

<u>106</u>




FIGURE 1C





FIGURE 2

3/8

302	WIRE TYPE	MEANING	FIXED OR ADJUSTABLE
	(S)wire	STANDARD CEL	FIXED
304-	Fwire	FPGA	FIXED
306			
308—	sFwire	TOOL REPARTITION REQUEST: FPGA -> STD CELL	ADJUSTABLE
300	fSwire	TOOL REPARTITION REQUEST: STD CELL -> FPGA	ADJUSTABLE
310_			
310	Sfwire	STANDARD CELL, ACCEPTED BY DESIGNER	ADJUSTABLE
312	Fswire	FPGA, ACCEPTED BY DESIGNER	ADJUSTABLE

FIGURE 3



EXAMPLE VERILOG

module MyDesign (CNTL1, CNTL2, INBUS, CNTL3,

OUTBUS);

input Fswire CNTL1, CNTL2;

input Fswire [7:0] INBUS;

input Sfwire CNTL3;


Sfwire NODE1;

Fswire NODE2, NODE3;

output Sfwire [7:0] OUTBUS;

FIGURE 4A

4/8



EXAMPLE VERILOG


module MyDesign (CNTL1, CNTL2, INBUS, CNTL3, OUTBUS); input Fswire CNTL1, CNTL2; input Fswire [7:0] INBUS; input fSwire CNTL3; fSwire NODE1;

Fswire NODE2, NODE3;

output Sfwire [7:0] OUTBUS;

FIGURE 4B

APP_ID=10604071



EXAMPLE VERILOG

module MyDesign (CNTL1,CNTL2, INBUS, CNTL3, OUTBUS);

input Fswire CNTL1, CNTL2; input Fswire [7:0] INBUS;

input Fswire CNTL3;

Fswire NODE1;

Fswire NODE2, NODE3;

output Sfwire [7:0] OUTBUS;

FIGURE 4C

BUR920030051

6/8

OPTIONS FOR PARTITIONING A STANDARD CELL WIRE




FIGURE 5A

OPTIONS FOR PARTITIONING A STANDARD CELL WIRE




FIGURE 5B





FIGURE 6






FIGURE 7B